

A Light Speed Optical Approximate Parallel Multiplier and Its Applications


Jun Shiomi¹, Tohru Ishihara², Hidetoshi Onodera¹,
Akihiko Shinya³, Masaya Notomi³

¹Graduate School of Informatics, Kyoto University, Japan

²Graduate School of Informatics, Nagoya University, Japan

³NTT Nanophotonics Center / NTT Basic Research Laboratories, Japan

Integrated Optical Logic Circuits Using Nanophotonics



E.g. Photonic crystal-based directional coupler

✓ Direction control on the order of the light wavelength

➔ { ☺ On-chip implementation
☺ **Ultra-low latency**

CMOS logic gate

$\sim 10 \text{ ps}$


Nanophotonics-based

$0.1 \text{ ps} \sim 1 \text{ ps}$

Goal: Ultra-fast optical logic circuit design

Beyond Optical Communication

Existing technique's focus: on-chip optical communication



Goal: Add **functional unit** to boost up on-chip communication



➔ E.g. Pattern recognition circuit for packet filtering

Fully-Digital Approximate Parallel Multiplier Consisting of Priority Encoder and Barrel Shifters Only

☺ Ultra-fast operation (Low latency)

- ~ 10 GHz for 16b multiplication
- About 3 × faster than electrical multiplier


☹ Deterministic multiplication error (up to -11%)



- ✓ Piecewise linear approximation
- ✓ Fixed error at every calculation

Application Example: Pattern Recognition

E.g. Neural Network



Performance boost by **approximate multiplier**

- ✓ Pattern recognition: high resiliency to approximation errors
- ✓ Absorb the deterministic error by learning process

$$\frac{w_0 x_0}{\uparrow} + \frac{w_1 x_1}{\uparrow} + \frac{w_2 x_2}{\uparrow}$$

Weight vector optimization to cancel out **deterministic** error


Outline

- Background
- Parallel Multiplier Using Nanophotonic Devices
- Proposed Approximate Parallel Multiplier
- Performance Evaluation
 - Speed and accuracy
 - Power
- Conclusion


Photonic Crystal-Based Optical Pass-Gate (OPG)

Directional coupler

Length $> 100 \mu\text{m}$




Light
Light





Modulator (switch)

Length $\sim 1.3 \mu\text{m}$




Electric signal
0: OFF 1: ON

Electric signal
0: ON 1: OFF



OptoElectric (OE) Conversion Delay


Serial connection



Light speed (\sim 1 ps/gate)

τ_{sw}

Cascade connection




OE conversion (\sim 25 ps/OE)

τ_{oe}

- ✓ **Reducing OEs on a critical path** is a key to ultra-fast operation

Issues in Conventional Optical Parallel Multiplier

6bit Wallace Tree Multiplier



⊗ Large # (OEs on critical path) for large bit width n


➡ Unacceptable latency for large n

Outline

- Background
- Parallel Multiplier Using Nanophotonic Devices
- Proposed Approximate Parallel Multiplier
- Performance Evaluation
 - Speed and accuracy
 - Power
- Conclusion

Basic Idea of the Proposed Approximate Multiplier

$$X_n \times Y_n = \underline{2^{\log_2 X_n + \log_2 Y_n}} \quad (X_n, Y_n \in \mathbb{Z}_+)$$





✓ { Approximate log
Accurate addition
Approximate antilog } : one OE conv. + serial connection only

➡ Only three OE converters on critical path

Concept of Approximate Logarithm [2]

$$2^{\log_2 X_n + \log_2 Y_n}$$


[2] J. N. Mitchell, IRE Transactions on Electronic Computers, 1962



- ✓ Priority encoder & barrel shifter: typical circuit in optical network
- ✓ Antilogarithmic function \Rightarrow Inverse function of logarithm

Optical Implementation of Logarithm ($n = 4$)

$$2^{\log_2 X_n + \log_2 Y_n}$$




✓ Only one OE converter on a critical path for any n 13

Outline

- Background
- Parallel Multiplier Using Nanophotonic Devices
- Proposed Approximate Parallel Multiplier
- Performance Evaluation
 - Speed and accuracy
 - Power
- Conclusion

Performance Analysis (Latency, Error)



✓ Latency = $3 \tau_{oe} + O(n \tau_{sw})$

25 ps 1 ps


✓ Deterministic error [2]

-11%

($X_n = 3 \cdot 2^i$ AND $Y_n = 3 \cdot 2^j$)

0%


($X_n = 2^i$ OR $Y_n = 2^j$) $i, j \in \mathbb{Z}_{\geq 0}$



[1] T. Ishihara, et al., International SoC Design Conference, 2016


[2] J. N. Mitchell, IRE Transactions on Electronic Computers, 1962

Optical Multiplier Latency Comparison: Accurate Multiplier vs. Approximate Multiplier



✓ About 2 × faster than naive optical multiplier

Latency Comparison: Pass-transistor-based vs. Approximate Optical Multiplier




✓ More than 3 × faster than conventional multiplier

Outline

- Background
- Challenges toward Optical Multiplier Design
- Proposed Approximate Parallel Multiplier
- Performance Evaluation
 - Speed and accuracy
 - Power
- Conclusion



Power Dissipation Mechanism in Optical Circuitry



☹ Light source power: exponentially proportional to N


✓ May limit the scalability of the proposed multiplier

Power Dissipation of Serially Connected Circuit




✓ Material (A) improvement is a key for ultra-fast multiplication

Optical Implementation of Logarithm ($n = 4$)



✓ Exponential power explosion for large n

Power Dissipation Estimation Results ($A = -1$ dB)



✓ Material (A) improvement is a key for ultra-fast multiplication

Conclusion and Future Work

- ✓ Optical Approximate Parallel Multiplier for Pattern Recognition
 - Low latency: **106 ps for 16-bit multiplication**
 - ➔ { About 2 × faster than naïve optical multiplier
About 3 × faster than electrical multiplier
 - Deterministic error: from −11% to 0%
- Future Work
 - Power dissipation reduction technique
 - Architectural-level optimization
 - Material (Attenuation) improvement is also a key
 - Implementation of the multiplier into practical pattern recognition frameworks