JADE


Heterogeneous Multiprocessor Design Simulation Environment

Heterogeneous multiprocessor/multicore/manycore systems are promising alternatives to traditional homogeneous multiprocessor systems and can potentially offer better tradeoffs among energy efficiency, performance, flexibility, scalability, and cost. However exploring their heterogeneities is not well supported by traditional simulators which rely on compliers and operating systems developed for homogenous multiprocessor systems. To overcome these issues, this project developed a heterogeneous multiprocessor system design exploration and simulation environment called JADE (Joint Application/Architecture Design Exploration).

JADE supports statistical, recorded, and synthetic application models. It can model network-on-chips, inter-chip networks, and intra-rack networks using optical and electrical interconnects. JADE supports memory hierarchy and cache coherence. It can simulate low-power techniques such as clock gating, DVFS, and power gating with built-in power analysis.

Project Member: Rafael Kioji Vivas Maeda, Haoran Li, Zhehui Wang, Zhifei Wang, Qiong Cai (HP Labs), Xuanqi Chen, Zhongyuan Tian, Jun Feng, Jiang Xu

Maintained by: Rafael Kioji Vivas Maeda (rkvivasmaeda@connect.ust.hk). If there is any inquiry or suggestion, please do not hesitate to contact us.

Past Member: Peng Yang, Zhe Wang, Xiaowen Wu, Xuan Wang

Download User Manual

Or you can download the full package directly.

Download JADE 4.0 (2.8GB with benchmark applications)

AGREEMENT

JADE is made openly available under the following license. Please cite the following paper if it is used.

  • Rafael K. V. Maeda, Peng Yang, Xiaowen Wu, Zhe Wang, Jiang Xu, Zhehui Wang, Haoran Li, Luan H.K. Duong, Zhifei Wang, JADE: a Heterogeneous Multiprocessor System Simulation Platform Using Recorded and Statistical Application Models, HiPEAC Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing Systems, Prague, January 2016. [PDF]

COPYRIGHT AND LICENSE

Copyright © 2007-2019 The Hong Kong University of Science and Technology
All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met.

  • Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
  • Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
  • Neither the name of the Hong Kong University of Science and Technology nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.